Question
Download Solution PDFWhat is the output Y for the logic circuit shown in the figure?
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFEQUATION 1 = \( \overline {\bar A \ + \ \bar A}\) \( = \overline 1 = 0\)
EQUATION 2= \(A.\overline B\)
EQUATION 3= \( A. B\)
EQUATION 4 = \( \overline 0 =1\)
EQUATION 5 =\(1.(A.\overline B) =(A\overline B)\)
EQUATION 6= \( \overline { (A B)}= \overline { A B}\)
\(Y=A\overline B +\ \overline { A B}\)
\(Y=A\overline B +\ \overline A+ \overline B\)
\(Y=\overline A +\overline B (1+A)\)
\(Y=\overline A +\overline B\)
Last updated on Jul 2, 2025
-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10.
-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.
-> UPSC ESE admit card 2025 for the prelims exam has been released.
-> The UPSC IES Prelims 2025 will be held on 8th June 2025.
-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.
-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.