Question
Download Solution PDFArrange the following logic families in the order of increasing speed: CMOS, low power Schottky TTL, ECL, Schottky TTL, low power TTL, TTL :
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFThe correct answer is option 3.
Comparison between various logic families
Parameter |
TTL |
RTL |
ECL |
CMOS |
Noise immunity |
Very good |
Medium |
Good |
Very good |
Propagation delay (ns) |
12-6 |
12 |
4-1 |
70 |
Clock Rate (MHz) |
15-60 |
8 |
60-400 |
5 |
Speed |
Good |
Average |
Fastest |
Slowest |
CMOS has the lowest operating frequency, hence its time of operation is highest because time is inversely proportional to the operating frequency.
Since the operating time of CMOS is highest, means its speed is lowest.
Similarly, ECL has the highest operating frequency, therefore its time is lowest and hence operating speed is highest.
Last updated on May 8, 2025
-> The KVS TGT Notiifcation 2025 will be released for 16661 vacancies.
-> The application dates will be announced along with the official notification.
-> Graduates with B.Ed or an equivalent qualification are eligible for this post.
-> Prepare with the KVS TGT Previous Year Papers here.